APR 2 1 2002
Please type a plus sign (+) inside this box ——

PTO/SB/21 (08-00) O4

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE on Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMITTAL FORM

(to be used for all correspondence after initial filing)

Total Number of Pages in This Submission

Application Number 09/759,414

Filing Date 01-13-2001

First Named Inventor LI, ZHE

Group Art Unit 2123

Examiner Name TESKA, KEVIN J

Attorney Docket Number

			ENCL	OSURES	(check	all th	nat apply)	
Fee Transmittal For	n		Assignm (for an A	ent Papers pplication)			After Allowance Communication to Group	
Fee Attached	Fee Attached		Drawing	s)			Appeal Communication to Board of Appeals and Interferences	
Amendment / Reply			Licensin	g-related Papers			Appeal Communication to Group (Appeal Notice, Brief, Reply Brief)	
After Final	After Final		Petition			Proprietary Information		
Affidavits/declaration(s)		Petition to Convert to a Provisional Application		Status Letter				
Extension of Time Request Express Abandonment Request Information Disclosure Statement			Change Address	Attorney, Revoc of Corresponden	ation ce		Other Enclosure(s) (please identify below):	
				Disclaimer for Refund			RECEIVED	
		CD, Number of CD(s)				APR 2 6 2002		
Certified Copy of Priority Document(s)		Rem	arks			1	Technology Center 2100	
Response to Missing Parts/ Incomplete Application				1			Tournology outlet 2100	
Response to Missing Parts under 37 CFR 1.52 or 1.53								
	SIGNATU	RE O	F APPLIC	CANT, ATTOR	NEY, OR	AGE	NT	
Firm or Individual name	Zhe Li							
Signature	re The li							
Date	Date 04-18-2002					_		
CERTIFICATE OF MAILING								

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, Washington, DC 20231 on this date:

Typed or printed name

Zhe Li

Signature

Date

04-18-2002

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

PTO/SB/08B (10-01)

Approved for use through 10/31/2002. OMB 0651-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB Under the control n

Complete if Known 09/759,414 Applicati n Number INFORMATION DISCLOSURE 01-13-2001 Filing Date LI, ZHE STATEMENT BY APPLICANT First Named Invent r 2123 Group Art Unit TESKA, KEVIN J (use as many sheets as necessary) Examiner Name 2 Attorney Docket Number

Sheet

		OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS		
Examiner Initials	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Γ ²	
		SY. HUANG et al, "AutoFix: a hybrid tool for automatic logic rectification" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 9, September 1999, pp. 1376-1384, IEEE, U.S.A.		
		SY. HUANG and KT. CHENG, "ErrorTracer: design error diagnosis based on fault simulation techniques" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 9, September 1999, pp. 1341-1352.		
		CC. LIN et al, "Logic synthesis for engineering change" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 3, March 1999, pp. 282-292, IEEE, U.S.A.	EIVE	D
		ACM II S A	2 6 2002	34 ∩ {
		A. G. VENERIS and I.N. HAJJ, "A fast algorithm for locating and correcting simple connoing design errors in VLSI digital circuits" Proceedings Great Lake Symposium on VLSI Design, March 1997, pp. 45-50, IEEE, U.S.A.	gy Center 4	,10
		SY. HUANG et al, "Incremental logic rectification" Proceedings VLSI Test Symposium, April 1997, pp. 143-139, IEEE, U.S.A.		
		SY. HUANG et al, "ErrorTracer: a fault simulation-based approach to design error diagnosis" Proceedings International Test Conference, November 1997, pp. 974-981, IEEE, U.S.A.		
		CC. LIN et al, "Logic synthesis for enginerring change" Proceedings Design Automation Conference, June 1995, pp. 647-652, ACM, U.S.A.		
		I. POMERANZ and S. REDDY, "On correction of multiple design errors" IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, no. 2, February 1995, pp. 255-264, IEEE U.S.A.		
		I. POMERANZ and S. M. REDDY, "On error correction in macro-based circuits" Proceedings International Conference on Computer-Aided Design, November 1994, pp. 568-574, ACM, U.S.A.		
		D. BRAND et al, "Incremental synthesis" Proceedings International Conference on Computer-Aided Design, November 1994, pp. 14-18, ACM, U.S.A.	1	

Examiner	Date
Signature	Considered

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.

PTO/SB/08B (10-01)

Approved for use through 10/31/2002. OMB 0551-0031
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB APR 2 4 2002 Paperwork Reduction

Substitute to MADE Complete if Known 09/759,414 Applicati n Numb r INFORMATION DISCLOSURE 01-13-2001 Filing Date LI, ZHE STATEMENT BY APPLICANT First Named Inventor 2123 Group Art Unit TESKA, KEVIN J (use as many sheets as necessary) **Examiner Name** Attorney Docket Number 2 2 Sheet

	OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS							
	Examiner Initials	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²				
			A. KUEHLMANN et al, "Error diagnosis for transistor-level verification" Proceedings Design Automation Conference, June 1994, pp. 218-224, ACM, U.S.A.					
RECE	IVED		I. POMERANZ and S.M. REDDY, "A method for diagnosing implementations errors in synchronous sequential circuits and its implications on synthesis" Proceedings European Conference on Design Automation, September 1993, pp. 252-258, IEEE.					
APR 2	3 2002	_	M. FUJITA, "Methods for automatic design error correction in sequential circuits" Proceedings European Conference on Design Automation, September 1993, pp. 76-80, IEEE.					
Technology	enter 210	0	PY. CHUNG et al, "Diagnosis and correction of logic design errors in digital circcuits" Proceedings Design Automation Conference, June 1993, pp. 503-508, IEEE, U.S.A.					
	,		SY KUO, "Locating logic design errors via test generation and don't-care propagation" Proceedings European Design Automation Conference, September 1992, pp. 466-471, IEEE.					
			PY. CHUNG and I.N. HAJJ, "ACCORD: automatic catching and correction of logic design errors in combinational circuits" Proceedings International Test Conference, October 1992, pp. 742-751, IEEE. U.S.A.					
			Y. WATANABE and R. BRAYTON, "Incremental synthesis for engineering changes" Proceedings International Conference on Computer-Aided Design, November 1991, pp. 40-43, IEEE, U.S.A.					
			M. TOMITA et al, "An algorithm for locating logic design errors" Proceedings International Conference on Computer-Aided Design, November 1990, pp. 468-471, IEEE, U.S.A.					
			HT. LIAW et al, "Efficient automatic diagnosis of digital circuits" Proceedings International Conference on Computer-Aided Design, November 1990, pp. 464-467, IEEE, U.S.A.					
			J.C. MADRE et al, "Automating the diagnosis and the rectification of design errors with PRIAM" Proceedings International Conference on Computer-Aided Design, November 1989, pp. 30-33, IEEE, U.S.A.					
			K.A. TAMURA, "Locating functional errors in logic circuits" Proceedings Design Automation Conference, June 1989, pp. 185-191, ACM, U.S.A.					

Examiner	Date	•
Signature	Considered	

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.